

Pfister et al. Apparatus and Method for InterSystem Lock Optimization 1/10 OTHER IB SUBNETS WANS **PROCESSOR** HOST PROCESSOR NODE - 104 NODES ROUTER 46 156 -142 991 SPU VIDE0 Z\ ₹ Y MEMORY SWITCH 38 9 1 ¥ . H. 154 164 **GRAPHICS** 144 SPU გ 36 FIBRE CHANNEL HUB AND FC DEVICES SWITCH 146 1/0 MODULE CPU 134 7 152 HÇ Y 162 MEMORY SWITCH 1/0 MODULE ETHERNET ξ SPU ¥2 9 5 132~ 118/ CPU I/O MODULE SCSI ₹ 158 **PROCESSOR** NODE 102 -108 / 1/0 CHASSIS ₽ 116 SAN FABRIC **PROCESSOR** MEMORY RAID SUBSYSTEM 106 168 SCS1 SCS1 **SCS1** SCS1

AUS920010471US1


AUS920010471US1
Pfister et al.
Apparatus and Method for InterSystem Lock Optimization
2/10


FIG. 2





AUS920010471US1
Pfister et al.
Apparatus and Method for InterSystem Lock Optimization
3/10





AUS920010471US1
Pfister et al.
Apparatus and Method for
InterSystem Lock Optimization
4/10






FIG. 4

AUS920010471US1
Pfister et al.
Apparatus and Method for
InterSystem Lock Optimization









AUS920010471US1 Pfister et al. Apparatus and Method for InterSystem Lock Optimization

6/10


FIG. 7



712 DATA PACKET (ROUTED UNIT OF WORK)



AUS920010471US1
Pfister et al.
Apparatus and Method for InterSystem Lock Optimization
7/10




AUS9200104/1US1
Pfister et al.
Apparatus and Method for
InterSystem Lock Optimization

8/10 1000 LIDs ARE UNIQUE ONLY 1002 WITHIN A SUBNET -1006 **ENDNODE ENDNODE** -1008 -1010 ENDNODE **PORT PORT PORT PORT PORT PORT ROUTERS** SWITCH SWITCH **PROVIDE PORT PORT PORT PORT** CONNECTIVITY **AMONG PORT PORT PORT PORT SUBNETS PORT PORT** 1016 1018 **PORT PORT PORT PORT PORT PORT ROUTER** ROUTER **PORT PORT** PORT **PORT** 1024-1026-3 **PORT PORT PORT PORT** ALL GIDs WITHIN A SUBNET SHARE **PORT PORT** THE SAME SUBNET PREFIX 1022 1020 **PORT PORT** 1004-**PORT PORT PORT PORT** SWITCH **SWITCH PORT** PORT **PORT PORT** 5 6 **PORT PORT PORT PORT PORT PORT** 1012 -1014 **ENDNODE** ENDNODE

FIG. 10

AUS920010471US1
Pfister et al.
Apparatus and Method for
InterSystem Lock Optimization



InterSystem Lock Optimization 10/10 FIG. 12 FIG. 13A PROCESSOR | • • • | PROCESSOR **START** START LOCK **MEMORY** 1310 **HCA** PROCESSES AND LOCK PROCESS MEMORY ALLOCATE MEMORY **ATOMIC OPERATION** BASE ADDRESS ON A LOCK OF LOCK TABLE ALLOCATE LOCK **TABLE** TABLE(S) AND LOCK 0 1320-LOCATION INITIALIZE CONTENT LOCK 1 LOCK 2 **END** 1200 LOCK N FIG. 14 **START** 1410 ~ CREATE LOCK MESSAGE FIG. 13B **START** 1420 SEND MESSAGE 1330 -START PROCESS 1430 **ATOMIC** NO 1340 -SUPPLY BASE ADDRESS OPERATION COMPLETE SUPPLY NODE IDENTIFIER YES 1350 ~ OF LOCK TABLE NODE EXAMINE RESULT OF 1440 ATOMIC OPERATION ALLOCATE 1360 -COMPLETION QUEUE LOCK NO CONTENDED? PROCESSES INITIATE COMMUNICATION WITH 1450 YES 1370 -NODE(S) HOLDING INITIATE MORE ELABORATE THE LOCK TABLE(S) 1460 -LOCKING PROTOCOL **END** END

AUS920010471US1 Pfister et al. Apparatus and Method for